

Code: 13A04303

B.Tech II Year II Semester (R13) Supplementary Examinations December/January 2015/2016

**SWITCHING THEORY & LOGIC DESIGN**

(Common to EEE and ECE)

Time: 3 hours

Max. Marks: 70

**PART – A**

(Compulsory Question)

\*\*\*\*\*

1 Answer the following: (10 X 02 = 20 Marks)

- State and Prove consensus theorem.
- Find the 2's complement of representation of -9.
- Design a XOR gate using minimum number of NAND gates.
- Find the minimum number of literals for the following function using 2 variable Karnaugh Map.  
 $F = \sum m(1) + d(3)$ . d - Don't care.
- Write the sum and carry expression for half adder.
- Implement the function  $F = \sum m(0, 2)$  using a  $2 \times 4$  decoder.
- Write the characteristic equation for JK Flip-flop.
- How many states are there in a n-bit ring counter?
- Compare PROM & PAL.
- What is meant by cycle in asynchronous circuits?

**PART – B**

(Answer all five units, 5 X 10 = 50 Marks)

**UNIT – I**

- Express the following function  $F = xy + x'y$  in a product of max-terms.
- Check if NOR gate is associative or not.

**OR**

- Show that a positive logic NAND gate is a negative logic OR gate
- Obtain the truth table of the following function and express in sum of min-terms and product of max-terms:  $F = (A' + B).(B' + C)$ .

**UNIT – II**

- Simplify the Boolean function using K map technique:
  - $F = \pi M(3, 4, 6, 7, 11, 12, 13, 14, 15)$ .
  - $F = \sum m(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$ .

**OR**

- Simplify the following Boolean function using tabulation method:  
 $F = \sum m(0, 1, 2, 3, 5, 7, 8, 10, 14, 15)$ .

**UNIT – III**

- Design a 4-Bit Magnitude comparator using logic gates.

**OR**

- Implement the function  $F = \sum m(0, 1, 2, 4, 5, 8, 11, 12, 15)$  using 8:1 multiplexer.
- Design a half subtractor using logic gates.

**UNIT – IV**

- Design a 4 bit universal shift register with neat diagram.

**OR**

- Design a 3 bit synchronous up counter using T Flip-flops.

**UNIT – V**

- Implement the following functions using PLA with three inputs, four product terms and two outputs.  
 $F_1(A, B, C) = \sum m(3, 5, 6, 7)$ ,  $F_2(A, B, C) = \sum m(0, 2, 4, 7)$ .

**OR**

- Implement the switching function  $F = \sum m(1, 3, 5, 7, 8, 9, 14, 15)$  by a static hazard free two level AND-OR network.

\*\*\*\*\*