Code: 13A04303

## B.Tech II Year I Semester (R13) Regular Examinations December 2014

### **SWITCHING THEORY & LOGIC DESIGN**

(Common to ECE and EIE)

Time: 3 hours Max. Marks: 70

#### PART - A

(Compulsory Question)

Answer the following: (10 X 02 = 20 Marks) 1

- If  $143_5 = X_6$ , then X is.... (a)
- Minimum number of two input NAND gates required to implement Y = A + B C. (b)
- What is the importance of don't care conditions? (c)
- (d) SOP of F(x, y, z)= $\sum (2, 3, 6, 7)$ .
- (e) Implement OR gate using only two input NAND gates?
- (f) Draw the block diagram of 2x4 decoder with enable.
- Draw the block diagram of sequential circuit using combinational circuit and memory unit. (g)
- (h) Draw the logic circuit of flip-flop and truth table using NOR gates.
- What is the function of EAROM? (i)
- (j) Mention few applications of PLA.

#### PART - B

(Answer all five units, 5 X 10 = 50 Marks)

## UNIT – I

- (a) Convert the following to Decimal and then to Octal. (i) 4234<sub>16</sub> (ii) 10010011<sub>2</sub> 2
  - (b) Implement the function with NOR-NOR logic Y= A C + B C + A B+ D.

- (a) Convert the following to Decimal and then to Hexadecimal. (i) 1234<sub>8</sub> (ii) 11001111<sub>2</sub> 3
  - Find the complement of the following Boolean function and reduce into minimum number of literals. (b) Y = BC' + A'D)(DB' + CD'

## UNIT – II

Simplify the following Boolean expressions using K-map and implement them using NAND gates. 4

F(W,X,Y,Z) = XZ + W'XY' + WXY + W'YZ + WY'Z

OR

5 Simplifying the following expression using tabulation technique.

 $F = \sum m(0,1,2,8,9,15,17,21,24,25,27,31)$ 

UNIT – III

- Design a 4 bit binary-to-Gray code converter. 6 (a)
  - (b) Realize a 2-bit comparator.

OR

- Design a 4 bit binary-to-BCD code converter. 7 (a)
  - Design 32:1 Mux using two 16:1 Muxs and one 2:1 Mux. (b)

# [UNIT - IV]

- 8 Draw the circuit of JK flip flop using NAND gates and explain its operation. (a)
  - Design a 2-input 2-output detector which produces an output 1 every time the sequence 0101 is detected. (b) Implement the sequence detector using JK flip-flops.

- 9 (a) Convert S-R flip flop into JK-flip flop. Draw and explain the logic diagram.
  - A clocked sequential circuit with single input x and single output z produces an output z=1 whenever the (b) input x compares the sequence 1011 and overlapping is allowed. Obtain the state diagram, state table and design the circuit with D flip-flops.

UNIT – V

- 10 (a) Explain about ROM and PROM.
  - (b)

Design a BCD to excess-3 code converter using ROM. WWW.ManaResults.co.in

- What is Race-free state Assignment? Explain. 11 (a)
  - (b) Realize  $f = \sum m(0,2,3,7,9,11,15,16)$  using ROM.