Code: 15A04511

B.Tech III Year I Semester (R15) Supplementary Examinations June 2018

COMPUTER ORGANIZATION

(Electronics and Communication Engineering)

Time: 3 hours Max. Marks: 70

PART - A

(Compulsory Question)

1 Answer the following: $(10 \times 02 = 20 \text{ Marks})$

- When an interrupt signal is raised? (a)
- What is a subroutine? (b)
- Draw the graphical symbol for three-state buffer. (c)
- (d) What is stack pointer?
- What is the use of control address register and control data register? (e)
- (f) Describe dividend alignment.
- What is handshaking? (g)
- (h) Define virtual memory.
- (i) When data dependency conflicts arise.
- (j) Describe polling in a bus system.

PART - B

(Answer all five units, 5 X 10 = 50 Marks)

UNIT – I

- Draw and explain the functional unit of a computer system. (a)
 - With suitable example, explain assembly language notation. (b)

- List and explain various types of computers in detail. (a)
 - Explain register mode and absolute mode with suitable examples. (b)

UNIT – II

- What are the various shift micro operations? Explain about them in detail. (a)
 - Perform the logic AND, OR and XOR with the two binary strings 10011100 and 10101010. (b)

OR

5 Design the common bus system for four registers with a neat diagram.

[UNIT - III]

Illustrate Booth algorithm and show the step-by-step multiplication process using Booth algorithm to 6 multiply the following number. Assume 5-bit registers that hold signed numbers. The multiplicand is +15. (+15) X(+13)

7 Illustrate addition and subtraction of two floating point binary numbers with a flow chart.

UNIT - IV

- How many characters per second can be transmitted over a 1200-baud line in each of the following 8 modes? (Assume a character code of eight bits). (i) Synchronous serial transmission. (ii) Asynchronous serial transmission with two stop bits. (iii) Asynchronous serial transmission with one stop bit.
 - Explain the memory hierarchy of a computer system with a neat diagram.

OR

9 What is the use of DMA? Explain about the DMA controller with a block diagram.

UNIT - V

- A non-pipeline system takes 50ns to process a task. The same task can be processed in a six-segment 10 pipeline with a clock cycle of 10ns. Determine the speedup ratio of the pipeline for 100 tasks. What is the maximum speed up that can be achieved?
 - What is Interprocessor synchronization? Explain briefly about it. (b)

WWW MANARE SULTS CO IN What are the various fields in instruction format of a vector processor? Explain.

- 11 (a)
 - Describe briefly about the Hypercube interconnection. (b)