Code No: 133AJ

## JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year I Semester Examinations, November/December - 2018 DIGITAL LOGIC DESIGN

(Common to CSE, IT)

Time:	3 Hours	Max. Marks: 75
Note:	This question paper contains two parts A and B.  Part A is compulsory which carries 25 marks. Answer all question  Part B consists of 5 Units. Answer any one full question fre Each question carries 10 marks and may have a, b, c as sub questions.	om each unit.
PART- A		
1 -1	White the about the first war and the second state of the second s	(25 Marks)
1.a) b)	Write the advantages of floating-point representation.  Distinguish between weighted and non-weighted codes with exa	[2] imple. [3]
c)	What is the use of don't care combinations?	[2]
d)	Implement the following function using only NOR Gates F=a.(b	(b+c) + (b.c). [3]
e)	Define a combinational circuit, give its block diagram.	[2]
f) g)	Write a short notes on priority encoder.  Differentiate between a latch and a flip flop.	[3] [2]
h)	Define Hazard. Mention various types of hazards.	[3]
i)	Why programmable AND gates are used in PLA instead of a dec	
j)	Write the applications of logical micro operations.	[3]
PART-B		
		(50 Marks)
2.a)	Implement AND, OR, NOR by using NAND gates only.	
b)	Derive the hamming code for the sequence (101011). <b>OR</b>	[5+5]
3.a)	Convert the following to the corresponding bases i) $(343)_5 = ()_6$	
b)	ii) $(7654)_8 = ()_{10}$ Explain about even and odd parity check with an example, what	is the drawback
σ,	Zapiani accur even and cad party encon with an enample, what	[5+5]
4.a)	Derive the sum of minterms for $f(a,b,c,d)=a'b+ab'd+c'd$	
b)	Derive and Implement Exclusive OR function involving three only NAND function.	ee variables using [5+5]
5.a)	OR Obtain the simplified expression in POS (product of sums) of	
J.a)	F(w,x,y,z)= $\pi$ (1,2,4,7,12,14,15) using K-maps.	
b)	Implement the function $f(a,b,c)=\sum (1,3,4,6)$ using NOR-NOI structure.	R two level gate [5+5]
6.	Realize a full subtractor using decoders.  OR	[10]
7.a)	Define a multiplexer? Draw a 2:1 multiplexer for the function	
b)	f(x,y,z)=\(\sum_{0,2,3,5,7}\) Write \(\mathbb{H}\) in \(\mathbb{M}\) As \(\mathbb{H}\) in \(\mathbb{H}\) As \(\mathbb{H}\) in \(\mathbb{H}\) in \(\mathbb{M}\).	[5+5]

8. What is the drawback of JK flip flop, design a flip flop which overcomes this drawback and explain with neat diagram. [10]

## **OR**

- 9.a) Draw the block diagram of asynchronous sequential circuit.
  - b) Analyze latch with NOR gates, derive transition, flow and state tables. [4+6]
- 10. Give the logic implementation of a  $32 \times 4$  bit ROM using decoder of a suitable size. [10]

## OR

11. What do you mean by register transfer? Explain in detail. Also discuss Three state bus buffer. [10]

---00000---