Code No: G6804/R13

M. Tech. I Semester Supplementary Examinations, JAN/FEB 2018

CPLD AND FPGA ARCHITECTURES AND APPLICATIONS

Common to VLSI (57), VLSID (72), VLSI System Design (61), VLSI & Micro Electronics (76), VLSI&ES(68), ES&VLSI(48), VLSID&ES(77), ES&VLSID(81)

Time: 3 Hours Max. Marks: 60

Answer any FIVE Questions All Questions Carry Equal Marks 1. a Implement a BCD to Excess-3 code converter by ROM. Calculate the cross point 6M density of the implementation? b Explain few differences between programmable logic device and Complex 6M programmable logic devices? 2. a Explain the concept of Programmable I/O blocks in FPGAs? 6M b Briefly discuss about the applications of FPGA? 6M 3. a What is a Trade-off? Discuss about the different design Trade-offs? 6M b Draw and explain the CLB and IO Blocks of Xilinx XC2000 architecture? 6M 4. a How the ACT3 architecture is different from ACT2 architecture? Explain the ACT3 6M architecture in detail. b Explain the ACT2 architecture for high fan-in example? 6M 5. a Design a five bit binary counter with ACT devices? 6M b Write a short note on a position tracker for a robot manipulator? 6M 6. a With neat block diagram, explain the architecture of Xilinx Cool Runner 6M XCR3064XL CPLD? b When is CPLD better suited than SPLD? List out the comparisons between those 6M two. 7. a Tabulate the comparisons of different XC3000 family members? 6M b Write a short note on Programming Technology? 6M 8. a Write a short note on 12M Duplicated logic ii) Clock enables iii) Iterative design methodologies 1 of 1