SET - 1

III B. Tech I Semester Supplementary Examinations, June/July-2022 COMPILER DESIGN

(Computer Science and Engineering)

Time: 3 hours Max. Marks: 75

Answer any **FIVE** Questions **ONE** Question from **Each unit**All Questions Carry Equal Marks

		<u>UNIT-I</u>							
1.	a)	With neat diagram explain different phases of compiler. Mention	[8M]						
	b)	the input and output of each phase Derive the regular expression for the tokens given below and also	[/7][/[]						
	b)	draw a transition diagram to recognize the following tokens:	[7M]						
		i) Relational operators							
		ii) Integer constant							
		iii) Identifier							
		iv) White spaces							
		v) Exponent part of a number							
	(OR)								
2.	a)	Explain in detail about LEX tool.	[8M]						
	b)	Write the steps to convert Non-Deterministic Finite Automata	[7M]						
		(NDFA) into Deterministic Finite Automata (DFA).							
<u>UNIT-II</u>									
3.	a)	Write the properties of LR parser with its structure. Also explain	[8M]						
	b)	the techniques of LR parser. What is Left Recursion? How to eliminate Left Recursion.	[7][
	υj		[7M]						
4.	(OR) Construct predictive parser for the following grammar:	[8M]							
⊣.	a)	S>(L)/a	[OM]						
		L>L,S/S and parse any input string.							
	b)	Describe the Error recovery scheme in YACC.	[7M]						
UNIT-III									
5.	a)	What is symbol table? Explain how the hash table is used to	[8M]						
٠.	ω,	construct a symbol table.	[01.1]						
	b)	What are the reasons to use intermediate code in a compiler?	[7M]						
	,	Write the intermediate code for the expression $a + a * (b + c) * d$.							
(OR)									
6.	a)	What are the contents of a symbol table? Explain in detail about	[8M]						
		the symbol table organization for block structured languages.							
	b)	Write down the translation procedure for control statement?	[7M]						

1 of 2

Code No: R1931053 (R19

SET - 1

TTN	TΤ	TT7
Uľ	ATT.	-1 V

UNIT-IV						
a)	Compare static versus dynamic memory allocation.	[8M]				
b)	Describe in detail about stack allocation of space and heap	[7M]				
	management.					
(OR)						
a)	Explain Storage allocation strategies with suitable examples?	[8M]				
b)	Illustrate the mechanism of elimination of partial redundancy in	[7M]				
,	data flow analysis.					
<u>UNIT-V</u>						
a)	What are the properties of code generation phase? Also explain	[8M]				
	the Design Issues of this phase.					
b)	Explain the target machine architecture?	[7M]				
	(OR)					
a)	What are basic blocks? Write the algorithm for partitioning into	[8M]				
	Blocks.					
b)	Explain the simple code generator and generate target code	[7M]				
	sequence for the following statement d:=(a-b)+(a-c)+(a-c).					
	a)b)a)b)a)	a) Compare static versus dynamic memory allocation. b) Describe in detail about stack allocation of space and heap management. (OR) a) Explain Storage allocation strategies with suitable examples? b) Illustrate the mechanism of elimination of partial redundancy in data flow analysis. UNIT-V a) What are the properties of code generation phase? Also explain the Design Issues of this phase. b) Explain the target machine architecture? (OR) a) What are basic blocks? Write the algorithm for partitioning into Blocks.				

2 of 2