III B. Tech I Semester Supplementary Examinations, February-2022 COMPILER DESIGN

(Computer Science and Engineering)

Time: 3 hours Max. Marks: 70

Note: 1. Question Paper consists of two parts (Part-A and Part-B)

2. Answering the question in **Part-A** is compulsory

		3. Answering the question in Part-A is compulsory ******	
		<u>PART -A</u> (22 Mar)	ks)
1.	a) b) c) d) e)	List out the rules for FIRST and FOLLOW. [4] What are the actions performed by Shift reduce parser? [4] Compare synthesis and inherited translation. [4] How the Garbage collection works through reference counting?	M] M] M] M] M]
	-)	PART -B (48 Mar)	-
2.	a)	Draw a block diagram of phases of a compiler and Identify [8] the main functions of each phase.	M]
	b)		M]
3.	a)	List the classification of top down parsing? Discuss the [8] difficulties in top down parsing?	M]
	b)		M]
		E \rightarrow TE' E' \rightarrow +TE' ϵ T \rightarrow FT' T' \rightarrow *FT' ϵ F \rightarrow (E) id	
4.	a)	Use of shift reduces parser? Explain conflicts that may occur [8] during shift-reduce parsing.	M]
	b)		M]
5.	a)	What is syntax directed translation? How it is different from [8] translation schemes? Explain with an example.	M]
	b)	<u> </u>	M]

notation.

Code No: RT31051 (R13) (SET - 1)

6. a) What is meant by activation of procedure? How it can be [8M] represented with activation tree and record? Explain with quick sort example.

b) Formulate steps to identify the loops in the basic block. [8M]

7. a) Discuss the following in detail [8M]

i) Semantic preserving transformation

ii) Global Common sub expression elimination

b) Explain three techniques for loop optimization with [8M] examples.

2 of 2