Total No.	of (Questions	:	8]
------------------	------	-----------	---	----

SEAT No. :	
------------	--

P3111

[Total No. of Pages: 2

[5354]-601

B.E. (Semester - I)

ELECTRONICS & TELECOMMUNICATION

VLSI Design & Technology (2012 Pattern) [Max. Marks: 70 Time: 2½ Hours] Instructions to the candidates: 1) Answer any one question out of Q.No.1 or 2, Q.No.3 or 4, Q. No. 5 or 6, Q.No.7 or 8. 2) Neat diagrams should be drawn wherever necessary. 3) Use of electronic pocket calculator is allowed. Assume suitable data, if necessary. **Q1**) a) Write VHDL code for 1011 Moore sequence detector with test bench. [8] What are the limitations of PLD Architectures? b) [6] Explain Interconnect Routing Techniques. [6] c) OR What are attributes? Explain various types of attributes used in VHDL.[8] **Q2**) a) Draw and explain the detail architecture of FPGA. b) [6] Write short note on I/O Architecture. [6] c) Explain the static and dynamic power dissipation. **Q3**) a) [4] b) Explain power delay product and state its significance. [4] Design CMOS logic for Y=ABC+D. Calculate W/L ratio for N_{mos} and c) P_{mos} area needed on chip. [10]

P.T.O.

Q4)	a)	Explain CMOS inverter and its transfer characteristics in detail. How to achieve Symmetry in the characteristics. [8]	to 8]		
	b)	Draw NAND, NOR. AND, OR, EX-OR gates using CMOS. [10])]		
Q5)	a)	Explain MOS device as resistor and diode, with the help of equivalent diagram.	nt 8]		
	b)	Draw and explain of CMOS difference amplifier circuit? [8	8]		
		OR			
Q6)	a)	Draw and explain push pull CMOS inverter .Also draw its small signa model.	al 3]		
	b)	Write short note on cascade amplifier. [8	8]		
Q7)	a)	Explain controllability and observability. [8	8]		
	b)	What is JTAG? List the different signals involved. [8	8]		
OR					
Q8)	a)	Compare Testability and Verification. [8	8]		
	b)	Explain Built In Self Test (BIST).	8]		

 $\nabla\,\nabla\,\nabla\,\nabla$

[5354]-601