Total No.	of Questions	:	6]	
-----------	--------------	---	----	--

SEAT No. :	
------------	--

[Total No. of Pages: 1

P81

OCT. -16/BE/Insem. - 136 B.E. (E & TC) VLSI DESIGN & TECHNOLOGY

(2012 Course) Time: 1Hour] [Max. Marks:30 Instructions to the candidates: 1) Solve Q.1 or Q.2, Q.3 or Q.4, Q.5 or Q6. 2) Figures to the right side indicate full marks. What is meant by synthesizable & non-synthesizable statement? Give *Q1*) a) two examples of each. [5] Write VHDL code for half adder by structural & behavioural modeling.[5] b) OR List & explain different delays involved in chip design. **Q2)** a) [5] Explain data objects with suitable examples. b) [5] Compare PROM, PLA, PAL & CPLD. **Q3**) a) [5] Explore CPLD/FPGA oriented design flow. b) [5] OR Draw CPLD architecture in detail. Explain in brief. **Q4**) a) [5] Give typical features & specifications of FPGA. [5] b) What is clock skew? What are techniques to minimize? **Q5)** a) [5] Why should supply & ground bounce be taken care? How are these b) minimized? [5] OR Explore different wire parasitics. [5] **Q6)** a) With the help of suitable diagram, explain I/O architecture in brief. b)

+ + +