P3159

SEAT No. :

[Total No. of Pages : 2

## [5461]-201 B. E. (E & TC) VLSI DESIGN & TECHNOLOGY (2012 Pattern) (Semester - I) (End Sem.) (404181)

Time :	Hours] [Max. Marks	[Max. Marks : 70	
Instru	ictioi 1)	ns to the candidates: Answer any one question out of Q. No.1 or Q. No.2, Q. No.3 or Q. No.4, Q. 1 or Q. No.6, Q. No.7 or Q. No.8.	No.5
	2)	Neat diagrams should be drawn wherever necessary.	
-	3)	Use of electronic pocket calculator is allowed.	
2	4)	Assume suitable data, if necessary.	
<b>Q1</b> ) a	a)	What do you mean by operator overloading? Explain?	[4]
1	b)	State the Different Data Types used in VHDL with example.	[4]
(	c)	Which and why the structural hierarchy is used in FPGA. Explain?	[6]
(	d)	What do you mean by Supply and Ground Bounce.	[6]
		OR	
Q2) a	a)	Write VHDL code for 1100 Mealy sequence detector with test bench	ı. <b>[8]</b>
1	b)	Draw and explain PAL and PLA. Give example of each.	[6]
(	c)	Define Clock Skew, and Clock Jitter. Explain its effect?	[6]
<i>Q3)</i> a	a)	What is technology scaling? What are its effects?	[4]
1	b)	Which lambda rules are used for CMOS layout? Give its significance	:.[4]
(	c)	Design CMOS logic for $Y = \overline{A(D+E) + BC}$ . Calculate W/L ratio $N_{mos}$ and $P_{mos}$ area needed on chip.	for [ <b>10</b> ]
		OR	
<b>Q4)</b> a	a)	Explain transmission gate. States its advantages. Implement a circuit 2:1 multiplexer using transmission gate. Comment on the number transistor required using transmission gates and conventional method.	it of r of <b>[10]</b>

*P.T.O.* 

## www.manaresults.co.in

- b) Explain the following
  - i) Velocity saturation
  - ii) Body effect
  - iii) Hot electron effect
  - iv) Channel Length Modulation

<ul> <li>b) Draw and explain Current sink and source circuits. [8 OR</li> <li>Q6) a) Explain Device parasitic and their limitation on the performance of CMOS circuits. [8</li> <li>b) Draw and explain current mirror circuits. [8</li> <li>Q7) a) Draw and Explain TAP Controller with state diagram. [8</li> <li>b) What are the types of faults? Explain with schematic. [8</li> <li>OR</li> </ul>	Q5)	a)	Explain with diagram small signal low frequency and small signal hi frequency model of MOS transistor.	gh [ <b>8]</b>
OR         Q6) a)       Explain Device parasitic and their limitation on the performance of CMOS circuits.         b)       Draw and explain current mirror circuits.         (8         Q7) a)       Draw and Explain TAP Controller with state diagram.         b)       What are the types of faults? Explain with schematic.         OR		b)	Draw and explain Current sink and source circuits.	[8]
<ul> <li><i>Q6</i>) a) Explain Device parasitic and their limitation on the performance of CMOS circuits. [8]</li> <li>b) Draw and explain current mirror circuits. [8]</li> <li><i>Q7</i>) a) Draw and Explain TAP Controller with state diagram. [8]</li> <li>b) What are the types of faults? Explain with schematic. [8]</li> </ul>			OR	
<ul> <li>b) Draw and explain current mirror circuits. [8</li> <li>Q7) a) Draw and Explain TAP Controller with state diagram. [8</li> <li>b) What are the types of faults? Explain with schematic. [8</li> <li>OR</li> </ul>	Q6)	a)	Explain Device parasitic and their limitation on the performance of CMC circuits.	) [ <b>8</b> ]
<ul> <li>Q7) a) Draw and Explain TAP Controller with state diagram. [8</li> <li>b) What are the types of faults? Explain with schematic. [8</li> <li>OR</li> </ul>		b)	Draw and explain current mirror circuits.	[8]
b) What are the types of faults? Explain with schematic. [8 OR	Q7)	a)	Draw and Explain TAP Controller with state diagram.	[8]
OR		b)	What are the types of faults? Explain with schematic.	[8]
			OR	

- (Q8) a) What is scan path? Give advantages and disadvantages of scan path. [8]
  - b) Explain the faults caused by manufacturing defects. [8]



## www.manaresults.co.in