Total No. o	f Questions	: 8]
-------------	-------------	------

SEAT No.	:	
		1

P3102

[Total No. of Pages: 2

## [5670]-201 B.E. (E & TC) VLSI Design and Technology (2012 Pattern)

Time: 2½ Hours] [Max. Marks:					
Insti	1) 2) 3) 4)	ons to the candidates: Answer Q.1 or Q.2, Q.3 or Q.4, Q.5 or Q.6, Q.7 or Q.8. Figures to the right indicate full marks. Neat diagrams must be drawn wherever necessary. Assume suitable data, if necessary.			
<b>Q</b> 1)	a)	Explain Data Objects in VHDL.	[6]		
	b)	Write the features, specifications and applications of CPLD.	[7]		
	c)	Write VHDL code and test bench for D FlipFlop.	[7]		
		OR			
Q2)	a)	Explore any four attributes in VHDL with suitable example codes.	[6]		
	b)	Draw and explain the CLB structure of FPGA device.	[7]		
	c)	Explain clock distribution techniques in detail.	[7]		
<b>Q</b> 3)	a)	Explain static and dynamic power dissipation with suitable mathema expressions.	atica [ <b>8</b> ]		
	b)	Draw NAND, NOR, EX-OR gates and 2:1 MUX using CMOS.	[10]		
		OR			
<b>Q4</b> )	a)	Draw CMOS inverter and explain VTC in detail.	[10]		
	b)	Explain need for transmission gate. Draw 4:1 MUX using TG.	[8]		
<b>Q</b> 5)	a)	With the help of equivalent circuit explain MOS as diode and resistor	or.[ <b>8</b> ]		
	b)	Write short note on "Cascade Amplifier".	[8]		
		OR			

*P.T.O.* 

<b>Q6</b> ) a)	(6) a) Draw and explain current mirror circuits.	
b)	Draw and explain current source and sink circuits.	[8]
<b>Q7</b> ) a)	Explain TAP controller with state diagram.	[8]
b)	Explain IEEE 1149.1 architecture.	[8]
	OR	
<b>Q8</b> ) a)	Explain different fault models.	[8]
b)	Explain boundary scan architecture.	[8]

