Mana Results
Home
GPA Calculator
Question Papers
JNTUK
JNTUH
JNTUA
Diploma APSBTET
Diploma TSSBTET
Savitribai Phule Pune University(To be Update soon)
Krishna University
Syllabus
Timetables
JNTUK Timetables
JNTUH Timetables
JNTUA Timetables
APSBTET Timetables
Login
Login
Contact
GATE
Previous Papers
POLYCET
EAMCET
ECET
LAWCET
ICET
UGC NET
Results
JNTUK Results
JNTUH Results
JNTUA Results
APSBTET Results
Branch
LOW POWER VLSI DESIGN R05
DSP PROCESSORS & ARCHITECTURES R05
CPLD AND FPGA ARCHITECTURE AND APPLICATIONS R05
REAL TIME OPERATING SYSTEMS FOR EMBEDDED SYSTEMS R05
DSP PROCESSORS & ARCHITECTURES R05
FPGA SYNTHESIS LABORATORY R05
WIRELESS COMMUNICATION AND NETWORKS R05
MICRO ELECTROMECHANICAL SYSTEMS R05
DESIGN FOR TESTABILITY R05
ADVANCED DIGITAL FILTERING R05
SCRIPTING LANGUAGE FORM VLSI DESIGN AUTOMATIO R05
EMBEDDED SOFTWARE DESIGN R05
CPLD & FPGA ARCHITECTURE & APPLICATIONS R05
Sensors & Actuators R13
EMBEDDED SYSTEMS LAB R13
System on Chip Design R13
Digital Signal Processing & Architecture R13
Multimedia & Signal Coding R13
Wireless LANs & PANs R13
CPLD & FPGA Architectures & Applications R13
Embedded Networking R13
HARDWARE SOFTWARE CO-DESIGN R13
Internet Protocols R13
Hardware Software Co- Design R13
Micro Electro Mechanical System Design R13
CPLD AND FPGA ARCHITECTURES AND APPLICATIONS R16
MICRO ELECTRO MECHANICAL SYSTEM DESIGN ELECTIVEIII R16
DIGITAL SIGNAL PROCESSORS AND ARCHITECTURE R16
CMOS MIXED SIGNAL CIRCUIT DESIGN ELECTIVEIII R16
SYSTEM ON CHIP DESIGN ELECTIVEIV R16
EMBEDDED SYSTEM DESIGN LABORATORY R16
MULTIMEDIA AND SIGNAL CODING ELECTIVEIV R16
WIRELESS LANS AND PANS ELECTIVEIV R16
EMBEDDED NETWORKING R16
HARDWARE SOFTWARE CODESIGN R16
INTERNET PROTOCOLS ELECTIVEIII R16