

## 4742

## **BOARD DIPLOMA EXAMINATION, (C-14)**

MARCH / APRIL - 2019

## DECE - VI SEMESTER EXAMINATION DIGITAL CIRCUIT DESIGN THROUGH VERILOG HDL

Time: 3 Hours [Total Marks: 80

## PART - A

 $3 \times 10 = 30$ 

Instructions:

- (1) Answer ALL questions.
- (2) Each question carries **THREE** marks.
- (3) Answer should be brief and straight to the point and shall not exceed five simple sentences.
- 1 List the advantages of CMOS technology.
- 2 Compare VHDL and Verilog HDL.
- 3 Define expressions, operators and operands.
- 4 Define rise, fall and turn-off delays in gate level design.
- 5 List the advantages of hierarchical modeling.
- 6 Write the Verilog code for Half-adder using data flow level modeling.
- 7 Write any three differences between RTL level and Structural modeling.
- **8** Define test bench module.
- 9 State the need for stimulus module.
- 10 List the programmable logic devices.

4742 ] 1 [Contd...

 $10 \times 5 = 50$ 

#

Inst	ructio	ons: (1) (2) (3)	Each question carries TEN marks.		
11	Explain: 5+			5+5	
	(a)	0 1	cification and Design entry		
	(b) Planning placement and Routing.				
12	Explain the following Lexical conventions:				
	(a) Number specifications				
	(b) Identifiers				
	(c) Keywords				
13	Explain Blocking and Non-blocking procedural Assignments with examples.				
14	Desi	Design a divide by 3 counter using behavioural modeling in verilog			
15	Design verilog modeling of SIPO shift register using gate lev modeling.			level	
16	Exp	Explain:			
	(a) The concept of Finite State machine.				
	(b)	Moore mac	hines and mealey machines.	6	
17	(a)	Write the to	est bench code for JK flip flop.	5	
	(b)	Write the to	est bench code for Full-adder.	5	
18	Explain the architecture of FPGA. And give its applications. 7+3				
			<del></del>		

PART - B

2

4742 ]